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Core-shell homojunction silicon 
vertical nanowire tunneling field-
effect transistors
Jun-Sik Yoon1, Kihyun Kim1 & Chang-Ki Baek1,2
We propose three-terminal core-shell (CS) silicon vertical nanowire tunneling field-effect transistors 
(TFETs), which can be fabricated by conventional CMOS technology. CS TFETs show lower subthreshold 
swing (SS) and higher on-state current than conventional TFETs through their high surface-to-volume 
ratio, which increases carrier-tunneling region with no additional device area. The on-state current can 
be enhanced by increasing the nanowire height, decreasing equivalent oxide thickness (EOT) or creating 
a nanowire array. The off-state current is also manageable for power saving through selective epitaxial 
growth at the top-side nanowire region. CS TFETs with an EOT of 0.8 nm and an aspect ratio of 20 for the 
core nanowire region provide the largest drain current ranges with point SS values below 60 mV/dec  
and superior on/off current ratio under all operation voltages of 0.5, 0.7, and 1.0 V. These devices are 
promising for low-power applications at low fabrication cost and high device density.
14-nm node fin-shaped field-effect transistors (FinFETs) have been introduced by adopting self-aligned double 
patterning for high integration and air-gapped interconnects to improve AC performance under operation voltage 
(VDD) scaling until 0.7 V1. Ultra-thin fin width under high aspect ratio is also effective to enhance gate-to-channel 
controllability and obtain additional DC performance gains. However, thermionic emission transport, which 
all conventional metal-oxide semiconductor FETs (MOSFETs) follow, has a fundamental limit of 60 mV/dec for 
subthreshold swing (SS) at room temperature; satisfying high drive current while maintaining low leakage current 
under the VDD scaling is certainly difficult.
Meanwhile, tunneling FETs (TFETs) have been considered as one of the promising alternatives to attain SS 
below 60 mV/dec and high on/off current ratio under low VDD for mobile applications2–15. TFETs obey tunneling 
transport at the source/channel junction by adopting different types of doping between the source and the drain 
as p-i-n structure. However, small on-state currents (Ion) of the TFETs are still challenging while maintaining low 
off-state currents (Ioff) concurrently. There have been several techniques to improve the Ion values of the TFETs 
in the literature. First, the electric field at the tunneling junction was increased through silicided source5, pocket 
between the source and channel6 or micro-annealing for abrupt source/channel junction9. Second, the tunne-
ling area was increased through adaptation of a vertical nanowire structure to increase the device density and 
gate-to-channel controllability4,7 or modulation of the tunneling junction8. Additionally, equivalent oxide thick-
ness (EOT) scaling or heterojunction using Ge or III-V materials was also shown to improve the DC performance 
by increasing gate-to-channel modulation or by decreasing tunneling barriers through low energy bandgap mate-
rials and tunneling masses, respectively13–15. However, all these lateral TFETs perpendicular to the gate electric 
field pose challenges to obtain precise the source/channel junction aligned to the gate region for high Ion16. Abrupt 
source/channel junction and highly-doped source region are also required to boost Ion greatly. In addition, the 
reliability and variability problems of Ge17 and III-V18 materials remain unsolved.
Here we propose three-terminal silicon-based homojunction TFETs adopting a core-shell (CS) vertical nano-
wire structure and compare their DC characteristics to the conventional TFETs for different geometrical param-
eters such as the nanowire diameter (DNW) and height (HNW). CS TFETs are also compared to other silicon-based 
homojunction TFETs in terms of DC performance metrics such as Ion, Ioff, and point SS.
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Vgs was swept from 0 to 1.5 V in steps of 0.01 V, and the drain voltage (Vds) was tested at 0.5, 0.7, and 1.0 V. To 
compare the DC performance metrics, conventional TFETs with the DNW of 5, 10, 20 nm and HNW of 20, 50, 
100 nm were considered where superior Ids and transconductance were attained19; the CS TFETs with DNW of 10, 
20, 30 nm and HNW of 200, 400, 600 nm for the core region were simulated with the same aspect ratio of (HNW over 
DNW) 20 which is acceptable for the nanowire formation20. The shell thickness (Tshell), the epi thickness (Tepi), and 
the EOT of the CS TFETs were fixed at 5, 20, and 1 nm, respectively, unless specified otherwise. Ids values were 
normalized to the perimeter of the nanowire (DNW × π ) for fair comparison between conventional and CS TFETs.
Figure 1. Simple process flow for the core-shell (CS) vertical nanowire TFETs under conventional CMOS 
technology. (a) photoresist and hard-mask defined on highly-doped silicon substrate, (b) nanowire formation 
using anisotropic etching, (c) successive deposition of undoped silicon, high-k gate oxide (or rapid thermal 
oxidation for SiO2 gate oxide), and titanium nitride as a metal gate, (d) deposition of the oxide material and 
(e) chemical mechanical polishing to expose the silicon regions, (f) successive selective epitaxial growth of 
undoped and highly-doped silicon at the exposed silicon regions only, (g) deposition of the oxide material,  
(h) formation of the contact holes, and (i) metal contacts. Schematic diagram of the conventional vertical 
nanowire TFETs is also shown at the bottom. Varying parameters are indicated as red color.
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Figure 1 shows the feasibility of CS homojunction silicon vertical nanowire TFETs under conventional CMOS 
technology. After silicon substrate is highly doped with boron (for n-type TFETs) or with arsenic/phosphorus 
(for p-type TFETs), hard mask is deposited and then etched to define a vertical nanowire (Fig. 1a). A verti-
cal nanowire with high aspect ratio is formed by inductively coupled plasma reactive ion etching, followed by 
advanced rinse and dry process such as critical point drying21, super-critical drying22, or Marangoni drying23 to 
prevent the nanowire collapse (Fig. 1b). Then, low-pressure chemical vapor deposition (LPCVD) or ultra-high 
vacuum CVD (UHVCVD) is used to deposit undoped poly-crystalline or intrinsic silicon, respectively. Here all 
the CS TFETs assume to have single-crystal silicon unless specified otherwise. Atomic-layer deposition is done 
to form high-k gate oxide and titanium nitride metal gate regions successively (Fig. 1c). For SiO2 as a gate oxide, 
rapid thermal oxidation is used instead24. The core and shell regions indicate highly-doped and undoped silicon 
regions, respectively. After etching one-side region for the formation of the source metal contact and depositing 
oxide material (Fig. 1d), upper parts of the vertical nanowire regions are etched to expose the core and shell 
silicon regions using chemical mechanical polishing (Fig. 1e). Intrinsic undoped and highly-doped silicon are 
grown using selective epitaxial growth (SEG) successively for Ohmic contact formation (Fig. 1f). After depositing 
oxide material (Fig. 1g) and forming contact holes (Fig. 1h), finally, metal contacts are formed for the gate, drain, 
and source regions (Fig. 1i). Conventional vertical nanowire TFETs are also feasible under slightly different but 
compatible CMOS process flow4,7.
3-D numerical simulation results show superior transfer characteristics for CS TFETs (colored) compared to 
conventional TFETs (black) for both n-type (Fig. 2a) and p-type (Fig. 2b) operations at Vds of ± 0.5 V. The conven-
tional TFETs show lower Ids for greater DNW because the electric field at the source/channel junction decreases as 
the gate-to-channel controllability degrades. The transfer characteristics of the conventional TFETs are independ-
ent of HNW in this sub-μ m range19 since the Ids is dominantly affected by tunneling at the source/channel junction, 
not by the series resistance at the source, channel, and drain regions unless there is direct tunneling from source 
to drain in the case of ultra-short HNW values16.
Figure 3 shows the energy band diagrams at the source/channel junctions for conventional (DNW = 5 nm, 
HNW = 100 nm) and CS (DNW = 20 nm, HNW = 400 nm) TFETs at Vgs values of 0.0, 0.5, 1.0, and 1.5 V. The cho-
sen DNW and HNW values are just one set of examples; other sets of DNW and HNW show similar band bend-
ing phenomena. The energy band diagrams are positioned at where the high band-to-band (BTB) generation 
rates are obtained. A sudden flexion of the energy bands near the source/channel junctions is seen because the 
highly-doped source regions have a smaller bandgap affected by the bandgap narrowing model. At a Vgs of 1.5 V, 
the CS TFETs show higher electric field of 2.71 MV/cm than the conventional TFETs because the gate electric field 
Figure 2. Transfer characteristics of conventional and CS TFETs with different diameters (DNW) and heights 
(HNW) for (a) n-type and (b) p-type operations.
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is exactly parallel to the electric field at the source/channel junctions25,26. In addition, more electron-hole pairs 
can do BTB tunneling (BTBT) for the CS TFETs because of their larger energy difference of 0.73 eV between the 
conduction and valence bands. In contrast, the CS TFETs have smaller maximum BTB generation rate than the 
conventional TFETs at a fixed Vgs because the tunneling carriers in the channel region are slightly apart from the 
silicon/insulator interface. The charge centroid by the quantum effects reduces the energy differences and thus 
the amount of the tunneling carriers. Because of the charge centroid, much steeper band bending at the channel 
region is required to initiate BTB generation for the device operation, so the CS TFETs need a greater turn-on 
voltage than the conventional TFETs as shown in Fig. 2. Nevertheless, the CS TFETs have a significantly wider 
source/channel junction for the BTBT at the nanowire sidewalls, thus increasing the Ion (Fig. S1).
Discussion
Detailed investigations of the transfer characteristics for the CS TFETs in terms of the HNW, Vds, Tepi, and EOT 
are shown in Fig. 4. At a fixed DNW of 20 nm, the CS TFETs with greater HNW show an increased Ion due to the 
increased sidewall BTBT regions. Since the Ioff variations are affected by the tunneling currents at the top-side 
core regions mostly, similar off-state characteristics are obtained for different values of HNW. Greater Vds induces 
strong band-bending at the top-side core/epi junction and increases Ioff greatly without improving the Ion much as 
shown in Fig. 4a. Although increasing Vds or VDD deviates from the main purpose to reduce the power consump-
tion of the devices, this effect would limit the Ion/Ioff ratio enhancement. But increasing Tepi from 10 to 30 nm helps 
to reduce the Ioff critically from 10−11 to 10−16 A/μ m with a slight Ion degradation as shown in the left of Fig. 4b. 
The BTB generation rate at the top-side core/epi junction decreases as the Tepi increases because the band bending 
at the top-side epi region induced by the high Vds is alleviated at the off-state condition (Fig. S2). Lower SSpoint, 
higher Ion, and higher Ion/Ioff ratio are obtained as the EOT decreases by adopting high-k dielectric materials. 
The EOT is scaled up to 0.8 nm because it is feasible and physically reliable to maintain low gate leakage current 
of the nanowire structure fabricated by the top-down approach18,27,28. When the gate-to-channel controllability 
increases for thinner EOT, more abrupt band-bending at the source/channel junction increases the electric field 
and thus the Ion. Hence, the CS TFETs can achieve superior transfer characteristics when HNW increases and the 
EOT decreases under certain Vds and Tepi values for low Ioff.
Figure 3. Energy band diagrams at the source/channel junctions for (a) conventional and (b) CS TFETs at 
different gate voltages (Vgs) of 0.0, 0.5, 1.0, 1.5 V and the fixed drain voltage (Vds) of 0.5 V. Inset indicates where 
the energy band diagrams are from.
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The transfer characteristics of the CS TFETs change with DNW or Tshell (Fig. 5). Devices with DNW of 10 nm 
reduce the Ids at high Vgs because of insufficient number of carriers (holes for n-type and electrons for p-type 
operations) at the core region for the BTBT. The decrease of Ion for greater Tshell and the decrease of turn-on volt-
age to initiate the BTB generation for smaller DNW or greater Tshell can be explained in terms of simple lumped 
resistance-capacitance (RC) model (Fig. S3) and the energy band diagrams (Fig. S4). Assuming that Vds is small 
and/or Tepi is thick enough to neglect the capacitive effect by the drain, there are series of resistances and capac-
itances between the gate and source terminals: the resistance existing at the core region (Rcore), and capacitances 
at the insulator (Cin), depletion at the shell region (Cdep) and the source/channel junction (Ctunnel). The best per-
formance of the CS TFETs can be attained when Vgs is applied mostly at the Ctunnel for higher electric field at the 
source/channel tunnel junction. According to the voltage divider, increasing Cin and Cdep and decreasing Ctunnel 
and Rcore are desirable to improve the Ion.
In accordance with the simple RC model, the variations of the transfer curves for different geometrical param-
eters (Figs 4 and 5) can be explained in detail. Decreasing EOT through high-k dielectric materials increases 
Cin and improves DC characteristics as shown in Fig. 4b. Lower turn-on voltage for smaller EOT can also be 
explained by an increase in the voltage at the source/channel junction for the same Vgs by increasing Cin.
Figure 4. Transfer characteristics of the CS TFETs with (a) different HNW and Vds values and (b) different epi 
thickness (Tepi) and equivalent oxide thickness (EOT).
Figure 5. Transfer characteristics of the CS TFETs with different values of DNW and shell thickness (Tshell). 
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The Rcore from the source/channel junction to the center of the core nanowire increases with DNW. So, a high 
Vgs is required to apply the same electric field at the source/channel junction and initiate the BTB generation as 
shown in Fig. 5. But the increase of Rcore for greater DNW up to 40 nm does not affect the Ion much because the 
capacitance is dominant in this DNW range. Except for the DNW, the way to decrease the Rcore is to dope the core 
nanowire region highly.
As Tshell increases, the Ion decreases because the Cdep decreases and the tunneling length increases, and the 
tunneling current has an exponential dependence on the tunneling length (Fig. S4). Greater Tshell induces the BTB 
generation at lower Vgs (or turn-on voltage) even though the longer tunneling distance increases the SSpoint at the 
beginning of the device operation as shown in Fig. 5. Decreasing Tshell is preferred to increasing the Ion, but too 
thin Tshell of several nanometers can increase the energy bandgap due to the quantum confinement effects29, which 
is disadvantageous for BTBT.
Temperature dependence of the performance of conventional and CS TFETs at Vds of 0.5 V is investigated in 
Figs S5 and 6, respectively. For both devices, Ioff increases as temperature increases to 400 K because the enhanced 
SRH generation increases free carriers inside the channel region30–36. A slight increase of Ion at elevated temper-
ature is due to the bandgap narrowing effect and thus the decreased energy barrier height at the source/channel 
junction. Subthreshold characteristics of both devices are independent of temperature because the source/chan-
nel junction and Si/SiO2 interface are assumed to have no trap density and thus no trap-assisted tunneling (TAT) 
which is strongly dependent on temperature31–35. At Vds of 0.7 and 1.0 V for the CS TFETs with the Tshell of 20 nm, 
the enhanced BTBT at the off state in the top-side intrinsic region screens the SRH generation effect and induces 
the same temperature dependence as the Ion (Fig. S6).
CS TFETs having poly-Si shell regions are also investigated to understand how the crystal quality of the shell 
region affects the DC characteristics (Fig. S7). There are three kinds of grain boundaries (GBs) aligned at different 
positions within the shell region: (1) the interface between core and shell regions, (2) the middle between core 
and gate oxide, and (3) the middle half, which are indicated as red dotted line in Fig. S7a. All the cases degrade 
the DC performance by increasing Ioff and decreasing Ion. Especially, the CS TFETs of the case 2 have the worst 
Ion/Ioff ratio, about 4 orders lower than the CS TFETs with no GB. At off state, greater number of electrons and 
holes generated at the GB are accumulated close to the gate oxide and the core region, respectively, by the electric 
field at the shell region, thus contributing to Ioff greatly. At on state, the BTBT is impeded greatly by the barrier 
height of the GB. For case 1, the BTBT along with the TAT at the same interface leads to the early onset of device 
operation. Therefore, it is required to secure the shell region made of high-quality single-crystal silicon to achieve 
the best DC performance.
Figure 7 shows the SSpoint with respect to the Ids of the CS TFETs in this work (red), the measured4–8 (black) 
and the simulated9–12 (blue) silicon homojunction TFETs. The CS TFETs in this work have a DNW of 20 nm, 
HNW of 400 nm, Tshell of 5 nm, Tepi of 20 nm, and EOT of 0.8 nm at Vds of 0.5 V. All the measured and simulated 
Ids are normalized with respect to the device width for planar and to the perimeter for nanowire devices. The 
simulated data9–12 show a sub-60-mV/dec of SSpoint at lower Ids ranges, which makes it difficult to substitute the 
conventional MOSFETs with respect to device operation speed. The measured data4–8 show better subthreshold 
characteristics at high Ids ranges, but mostly-high SSpoint for the entire Ids range is not promising for low-power 
applications. Among all the SSpoint data, both n-type and p-type CS TFETs show the widest Ids range from 10−16 to 
5·10−10 A/μ m under an SSpoint of 60 mV/dec which is advantageous for higher Ion and Ion/Ioff ratio compared to any 
previously-reported data4–12. In addition, both n-type and p-type CS TFETs show comparable transfer character-
istics and thus are applicable to the CMOS inverter with one-to-one device ratio.
Table 1 summarizes the VDD, Ion, and Ion/Ioff ratio for all the data in Fig. 7. The CS TFETs have the same 
geometrical parameters as in Fig. 7 except for the Tepi of 30 nm to enhance the off-state characteristics at high 
Vds (Fig. 4b). Both n-type and p-type CS TFETs have comparable Ion and Ion/Ioff, but their lower values are shown 
in Table 1. After the maximum Ion/Ioff ratios within the VDD values are extracted from the transfer curves, the Ion 
Figure 6. Transfer characteristics of the CS TFETs at the fixed Vds of 0.5 V at different temperatures. The 
devices with different DNW and HNW show similar temperature dependence and thus are not shown here.
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values at the maximum Ion/Ioff ratios are obtained. All the simulated data9–12 adopt the default values of A and B 
for the Kane’s nonlocal BTBT model and thus are comparable to those of the CS TFETs. However, the comparison 
of DC performance between simulated and measured data is not accurate because the A and B parameters were 
not adjusted to the measured data beforehand. But the CS TFETs having an Ion of 10−6 A/μ m can achieve high 
Ion/Ioff ratio of 1010 at Vds of 1.0 V, which has sufficiently-low Ioff compared to the measured data4–8. Some of the 
simulated data10,12 show Ion/Ioff ratios similar to the CS TFETs, but their low Ion values even at high VDD would 
decrease operation speed along with significant power consumption. Compared to the CS TFETs, the TFETs 
with nanotube structure12,14 also show the possibility to substitute the conventional MOSFETs through high Ion 
and Ion/Ioff ratio, but the process complexity and reliability such as two independent gate terminals for the core 
and shell regions and ultra-thin EOT of 0.5 nm still need to be solved. Overall, the CS TFETs show comparably 
high Ion and Ion/Ioff ratio under all VDD of 0.5, 0.7, 1.0 V and also show great potential to increase device density 
through vertical nanowire structure and to adopt the nanowire array easily due to the compatibility to present a 
three-terminal transistor platform.
Conclusion
In summary, CS silicon nanowire TFETs show superior DC characteristics along with feasibility under conven-
tional CMOS technology. They are capable of high Ion, Ion/Ioff ratio and sub-60-mV/dec of SSpoint over 6 orders 
of Ids due to their broad BTBT regions at the nanowire sidewall source/channel junctions. Greater Tepi through 
SEG process shows possibilities to reduce the Ioff by preventing band modulation of the top-side channel region 
induced by the drain. The Ion and SSpoint are also improved greatly when the height of the core nanowire region 
increases and the EOT decreases through the use of high-k gate oxide for better gate-to-channel controllabil-
ity. Decreasing Tshell also improves the DC characteristics by decreasing tunneling length and Cdep at the shell 
region, but it remains a concern for degrading the Ion because a too thin Tshell can induce bandgap widening for 
the shell region due to the quantum confinement effects. Comparing all the previously-reported measured and 
Figure 7. Point subthreshold swing with respect to the drain currents for the best CS TFETs (DNW = 20 nm, 
HNW = 400 nm, Tepi = 20 nm, EOT = 0.8 nm) at Vds of 0.5 V (red), the measured data (black) and the 
simulated data (blue). 
References Technology EOT (nm) |VDD| (V) Ion (A/μm) Ion/Ioff
4 Vertical NWa 4.5 1.2 6 × 10−6 4 × 106
5 Planar 0.9 1.0 10−6 7 × 107
6 Planar 3.5 1.1 2 × 10−6 6 × 105
7 Vertical NW 4.5 0.6 6 × 10−9 2 × 103
8 Planar 2.0 0.6 10−8 104
9 Horizontal NW 1.3 0.5 2 × 10−8 6 × 106
10 Planar 2.0 1.0 10−8 3 × 109
11 Planar ~0.5 0.3 10−9 2 × 103
12 Vertical NW (NTb) 0.5 1.0 3 × 10
−8 2 × 1010
This work Vertical NW (CSc) 0.8
0.5 10−7 4 × 1010
0.7 3 × 10−7 2 × 1011
1.0 5 × 10−7 1012
Table 1.  DC performance metrics of all the silicon homojunction TFETs with different EOT including 
measured, simulated, and this work. aNW is nanowire. bNT is nano-tube structure. cCS is core-shell structure.
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simulated silicon homojunction TFETs, simple three-terminal CS TFETs achieve the best Ion and Ion/Ioff ratio 
under ultra-low VDD and also show the accessibility as a nanowire array for the drive current enhancement, thus 
showing potential for low-power applications.
Methods
Both conventional and CS nanowire TFETs were simulated using 3-D Sentaurus TCAD37 with Kane’s nonlocal 
band-to-band tunneling (BTBT) model with default parameters (A = 4 × 1014 cm−3·s−1, B = 1.9 × 107 V·cm−1) for 






















where G is BTB generation rate, F0 = 1 V/cm, P = 2.5 for phonon-assisted tunneling, A and B are Kane parameters, 
and F is the electric field in the tunneling direction. Mobility was calculated using Masetti and Lombardi models 
for doping-dependence and degradation at the silicon/oxide interface, respectively. Bandgap narrowing model 
and Fermi-Dirac distribution were also included to calculate the tunneling currents correctly for the degenerate 
silicon regions. Shockley-Read-Hall (SRH) with doping-dependent lifetime and Auger recombination models 
were considered as well. In addition, a modified local-density approximation model with six-band k·p for holes 
and two-band k·p for electrons was used to consider the quantum confinement effects at the nanowire regions 
along with orientation dependency on the (001) wafer. All these mobility and bandgap-related models include 
the temperature-dependent factors such as carrier mobility, intrinsic carrier density, SRH generation, and energy 
bandgap. For the study on poly-crystalline silicon (poly-Si) shell regions, Hurkx trap-assisted tunneling (TAT) 
model was also included to consider trap density at the grain boundary (GB). It was assumed that there is only a 
single GB in the shell region, and the trap density of the GB is 1013 cm−2eV−1 within the silicon energy bandgap40.
All the simulated n-type and p-type TFETs have the same doping concentrations for the core (source) regions 
of 1020 cm−3, for the shell (channel) regions of 1015 cm−3, and for the drain side of 1019 cm−3, but they have differ-
ent types of dopants: the n-type TFETs have p++-i-n+ structure, whereas the p-type TFETs have n++-i-p+ struc-
ture for the source-channel-drain regions. The drain regions have lower doping concentration than the source 
to lessen the ambipolar effects at the off-state condition. All the silicon regions are assumed to have uniform and 
abrupt doping profile. The metal gate work-functions are fixed to 4.2 eV and 5.1 eV for n-type and p-type TFETs, 
respectively.
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